[ad_1]
Samsung Electronics, a world chief in superior semiconductor know-how, immediately hosted Samsung Foundry Discussion board (SFF) 2023 Europe and unveiled its superior and vast ranging automotive course of options, from essentially the most superior 2-nanometer course of to the 8-inch legacy course of.
Alongside its prospects and Samsung Superior Foundry Ecosystem (SAFE) companions, Samsung Electronics showcased the newest technological tendencies and its enterprise technique tailor-made to the European market.
“Samsung Foundry is driving innovation in next-generation options to construct an expanded portfolio that meets the rising wants of our automotive prospects, particularly because the period of electrical automobiles turns into a actuality,” stated Dr. Siyoung Choi, President and Head of Foundry Enterprise at Samsung Electronics. “We’re strengthening our readiness to offer prospects with distinguished service throughout a wide range of options, together with energy semiconductors, microcontrollers and superior AI chips for autonomous driving.”
Since collaborating in IAA Mobility 2023 for the primary time in September, Samsung Electronics is strengthening engagement and partnership in specialty processes for automotive prospects within the European market, additional solidifying its standing as a number one foundry associate for the {industry}.
With a purpose to meet the wants of the newest developments within the automotive market, Samsung is getting down to develop the {industry}’s first 5-nanometer eMRAM for next-generation automotive know-how. eMRAM is a next-generation reminiscence semiconductor used for automotive purposes that permits excessive learn and write speeds in addition to superior warmth resistance.
Since growing and mass producing the {industry}’s first 28nm FD-SOI1 based mostly eMRAM in 2019, Samsung Electronics has been growing 14nm for the FinFET course of based mostly on AEC-Q100 Grade 1. Samsung Foundry plans to broaden its eMRAM portfolio by including 14nm by 2024, 8nm by 2026, and 5nm by 2027.
Samsung’s 8nm eMRAM reveals potential to ship a 30% enhance in density and 33% enhance in pace, in comparison with the 14nm course of.
The corporate introduced its superior course of roadmap, highlighting its plans to finish mass manufacturing readiness for its 2nm course of for automotive purposes by 2026.
Samsung Electronics can be bolstering its readiness to serve buyer wants by increasing its 8-inch BCD (Bipolar-CMOS-DMOS) course of portfolio. The BCD course of combines the strengths of three completely different course of applied sciences: Bipolar (B), CMOS (C), and DMOS (D) on one chip and is mostly used within the manufacturing of energy semiconductors.
Samsung Electronics plans to broaden its present 130nm automotive BCD course of so as to add 90nm by 2025. The 90nm BCD course of is anticipated to deliver a 20% lower in chip space in comparison with the 130nm course of.
Implementing Deep Trench Isolation (DTI) know-how, which reduces the gap between every transistor to maximise the efficiency of energy semiconductors, Samsung Foundry will be capable to apply a larger voltage of 120V as a substitute of 70V to a wider vary of purposes. This may allow readiness to offer a course of growth package (PDK) that implements 120V to the 130nm BCD course of by 2025.
Samsung established a Multi-Die Integration (MDI) Alliance by collaborating with its SAFE companions in addition to main gamers in reminiscence, bundle substrate, and testing.
As a part of an industry-wide partnership with 20 companions, Samsung is main the event of two.5D and 3D packaging options custom-made for all purposes from automotive to high-performance computing (HPC).
Samsung Electronics hosted the annual Samsung Foundry Discussion board 2023 in the US on June 27-28, in South Korea on July 4, and in Japan on October 17. The content material from the discussion board can be accessible on the Samsung Semiconductor website for worldwide entry to all guests starting November 2.
1 Absolutely Depleted Silicon On Insulator (FD-SOI) is a planar course of know-how that implements an impervious insulating movie (SiO2) on high of a silicon wafer and builds transistors on high of it to attenuate leakage.
[ad_2]
Source link
